Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Aldec Invited to Present "FPGA Level In-Target Testing for DO-254 Compliance" at Avionics Conference in South Korea  
 Printer friendly
 E-Mail Item URL

July 2, 2012 -- Aldec, Inc. joins Korean Air, Korean Aerospace Industries, Thales, Rockwell Collins, and other top-tier exhibitors and presenters at the Avionics System Symposium (ASSK 2012) in KyungJu, South Korea. The Symposium, serving the Aerospace Electronics Technology industry, runs July 5-6, 2012, and will showcase leading research in the form of technical papers and presentations. Aldec, recently receiving global recognition for supporting several avionics projects in achieving DO-254 compliance, has been invited to take part in the conference where Louie De Luna, Aldec DO-254 Program Manager, will present "FPGA Level In-Target Testing for DO-254 Compliance."

FPGA-level in-target testing with DO-254/CTS provides a feasible means to increase target FPGA verification coverage by test, satisfying the verification objectives of the DO-254/ED-80 specification. It allows reuse of the simulation testbench as test vectors for at-speed testing to ensure that the device testing meets the requirements and performs as to what the RTL implementation intended.

About DO-254/CTS

DO-254/CTS consists of a fully customized hardware and software package that facilitates target device testing early in the process without the final target board. It enables a single and automated environment to test all FPGA level requirements at-speed in the target device with full visibility and controllability at the FPGA pin level.

Posted by: John Miklosz



Go to the Aldec, Inc. website for details.

E-mail Aldec, Inc. for more information.

Read more about
Aldec, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Aldec,
601/38785 7/3/2012 316 61


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375