Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Cadence Acquires Sigrity  
 Printer friendly
 E-Mail Item URL

July 2, 2012 -- Cadence Design Systems, Inc. today announced that it has acquired Sigrity, Inc. Sigrity provides a rich set of gigabit signal- and power-network-analysis technologies, including a power-aware signal-integrity-analysis capability for system, printed circuit board (PCB), and IC package designs. The combination of Sigrity analysis technologies with Cadence Allegro and OrCAD design tools will provide a comprehensive front-to-back integrated flow to enable system and semiconductor companies to deliver high-performance devices employing gigabit interface protocols such as DDR and PCI Express.

"Sigrity pioneered a suite of market-proven, industry-leading signal- and power-integrity solutions that provide comprehensive analysis and verification," said Dr. Jiayuan Fang, President of Sigrity. "Cadence and Sigrity have worked together for years to enable design and analysis of the industry's most advanced PCBs, system-in-packages, and SOCs."

Availability

Cadence will offer Sigrity technologies immediately as add-on options to Cadence Allegro and OrCAD PCB and IC Packaging tools. The company will also continue to support Sigrity technologies used with third-party design software.

Posted by: John Miklosz



Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
and
Sigrity, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, PCB design, EDA, EDA tools, electronic design automation, power analysis, power optimization, signal integrity, noise, Cadence Design Systems, Allegro, OrCAD, Sigrity,
601/38786 7/3/2012 524 86
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875