Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
ChipStart and Digital Core Combine Strengths  
 Printer friendly
 E-Mail Item URL

July 2, 2012 -- ChipStart and Digital Core Design (DCD) are partnering to provide sales, marketing and worldwide distribution of DCD's intellectual property (IP) products and capabilities through ChipStart's development and sales channel.

"We are extremely pleased to be in a position to take advantage of DCD's intimate knowledge of the market and to be able to offer its extensive category of products and services," said Howard Pakosh, President and CEO, ChipStart. "By officially recognizing this partnership, we are continuing to grow our capabilities and services giving our customers the tools necessary to develop next-generation technologies."

Digital Core Design, based in Bytom, Poland has been a provider of semiconductor intellectual property since 1999 and is considered an expert in IP core architecture improvements. The company has over 500 licensees and has sold to over 200 customers worldwide. With the ChipStart relationship, the company believes that the extension of its product strength will continue to accelerate its role in the market by taking advantage of ChipStart's customer base for its 8-bit and 16-bit controllers and other interface IP.

Posted by: John Miklosz



Go to the ChipStart website to find additional information.

E-mail ChipStart for more information.

Read more about
ChipStart
and
Digital Core Design
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, ChipStart, Digital Core Design
601/38788 7/3/2012 416 83
Designer's Mall
4th Of July countdown banner
1.28125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  1.5625