Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
EV Group Unveils Next-generation Temporary Bonding and Debonding Platform for High-volume 3D IC Manufacturing  
 Printer friendly
 E-Mail Item URL

July 3, 2012 -- The EV Group (EVG) today introduced the EVG850TB/DB automated temporary bonding and debonding system built on the company's new XT Frame platform, which has been optimized to support thin-wafer processing for high-volume 3D IC and TSV (through-silicon via) manufacturing. A combination of hardware and software design enhancements enables double the processing throughput over EVG's previous-generation platform to up to 40 stacks per hour.

The new XT Frame-configured EVG850TB/DB is designed for EVG's open materials platform approach, which enables the use of a wide range of adhesives from various materials suppliers. This approach provides the most-flexible choice of bonding materials supporting ZoneBOND and other technologies, and is key to achieving high process throughput, repeatability and yields for 3D IC manufacturing.

"Temporary bonding and debonding of device wafers to wafer carriers for thin-wafer processing are critical steps to enabling the successful integration and implementation of 3D ICs into high-volume production," stated Dr. Thorsten Matthias, Business Development Director, EVG. "To this end, advances in wafer bonding are necessary to support the efforts of early 3D IC/ TSV adopters as they move ever-closer to attaining this goal. Our new XT Frame-configured EVG850TB/DB builds upon our core expertise to provide production-ready solutions for our customers to facilitate their rapid ramps from development and integration to high-volume manufacturing. It is designed from the ground up to enable the highest productivity and yields in thin-wafer processing."

Built on the company's new XT Frame platform, the EVG850TB/DB is capable of accommodating up to nine process modules, doubling the previous maximum processing capability of EVG's temporary bonding and debonding systems. The new XT Frame design enables highly efficient continuous-mode operation (zero idle time) capability via an ultra-fast handling system, up to four FOUP (front-opening unified-pod) load ports, and a material buffer in the form of a local FOUP storage system that holds up to 10 additional FOUPs. The platform also features an in-line metrology module option to enable real-time monitoring of the bonding/ debonding process, enabling maximum yields and helping to lower production costs for thin-wafer processing. In addition, the EVG850TB/DB has been qualified for all bonding and debonding methods, including low-temperature debonding methods such as ZoneBOND technology with EZR (Edge Zone Release) and EZD (Edge Zone Debond) modules.

Availability

The EVG850TB/DB built on the new XT Frame platform is now available for shipping.

Posted by: John Miklosz



Go to the EV Group website to find additional information.

E-mail EV Group for more information.

Read more about
EV Group
on SOCcentral.com


Keywords: ASICs, ASIC design, 3D ICs, 3D chips, stacked ICs, through-silicon vias, TSV, EDA, EDA tools, electronic design automation, EV Group
601/38795 7/3/2012 431 81
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375