Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Microsemi Announces Completion of 26 Million Device-Hours of FPGA Reliability Testing  
 Printer friendly
 E-Mail Item URL

July 16, 2012 -- The Microsemi SoC Products Group has announced that an independent organization providing technical and scientific research, development and advisory services to national security space programs has completed reliability testing of Microsemi's commercial-grade Axcelerator FPGAs. The tests lasted more than four years with an accumulated total of more than 26 million device-hours of testing without a single antifuse failure.

Microsemi's FPGAs are the commercial equivalent of Microsemi's space-flight RTAX-S/ SL FPGAs and share the same CMOS structures, antifuse technology, materials, processing, dimensions and programming attributes. The RTAX-S/ SL FPGAs are also radiation-tolerant and include flip-flops protected against radiation-induced upsets by built-in triple-module redundancy (TMR).

The testing process involved programming parts with a stringent design featuring excellent observability of failure mechanisms prior to the start of the tests. In addition, the tests included a combination of high-temperature operating life (HTOL), low-temperature operating life (LTOL) and temperature-cycle tests.

Microsemi's RTAX-S/ SL radiation-tolerant FPGAs are specifically designed for space applications using highly reliable and non-volatile antifuse technology, which, unlike SRAM FPGAs, does not require costly and complex mitigation to prevent configuration upsets induced by radiation. They are offered in densities of up to 4 million equivalent system gates and 840 user I/Os. Additional features include hot-swap and cold-sparing capabilities. For space applications that have a need for lower standby current, Microsemi RTAX-SL FPGAs have less than half the standby current of the standard product at worst-case conditions.

Additional features include:

  • Up to 540 kbits of embedded memory with optional EDAC protection.
  • 300 kRads (functional) and 200 kRads (parametric) total dose.
  • Single event upset (SEU) immunity.
  • Multiple packing options (CQFP and CCGA/ LGA).
  • E-Flow (Microsemi extended flow), B-Flow (Mil-STD-883B), and V-Flow (MIL-PRF-38535 QML Class V) screening.

Posted by: John Miklosz



Go to the Microsemi SoC Products Group website to find additional information.

E-mail Microsemi SoC Products Group for more information.

Read more about
Microsemi SoC Products Group
on SOCcentral.com


Keywords: Axcelerator FPGAs, field programmable gate arrays, FPGA design, radiation-tolerant, radiation hardness, rad-hard, Microsemi SoC Products Group
601/38834 7/16/2012 312 65


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375