Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Sharp Achieves 2X Improvement in Turn-Around Time with Cadence Encounter RTL-to-GDSII Flow  
 Printer friendly
 E-Mail Item URL

July 17, 2012 -- Cadence Design Systems, Inc. announced today that Sharp Corp. has adopted the Cadence RTL-to-GDSII flow to develop its CMOS image sensors, resulting in a 2X faster turn-around time over its previous digital flow. In addition to speeding time-to-market, Sharp reported higher quality of results in timing, area and productivity.

"Once we switched to the Cadence Encounter RTL-to-GDSII flow, we saw dramatic improvements in turn-around time and better-quality designs," said Naoya Fujita, Division Deputy General Manager and Department General Manager of the Product Planning Department, Sensing Device Division in Sharp's Electronic Components and Devices Group. "We exceeded our design requirements and expectations."

Sharp's adoption of the integrated Cadence RTL-to-GDSII flow included standardizing on Encounter RTL Compiler, Encounter Conformal Equivalence Checker, Encounter Digital Implementation, and Encounter Test. Among the benefits Sharp cited were better congestion handling and faster timing convergence than with its previous methodology.

Posted by: John Miklosz



Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Encounter RTL-to-GDSII flow, Cadence Design Systems,
601/38843 7/17/2012 248 60


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875