Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
QuickLogic's CSSPs Enable TI's Sitara AM335x Processor to Support High-Resolution Cameras  
 Printer friendly
 E-Mail Item URL

July 23, 2012 -- QuickLogic Corp. today announced a complete, ready-to-use solution for the Sitara AM335x ARM Cortex-A8 processor from Texas Instruments, Inc. (TI). The QuickLogic solution enables TI's AM335x processor to support high-resolution cameras through a low-power parallel Camera Interface (CAM I/F) port.

By eliminating the need for cameras to consume sometimes-scarce USB ports, and by reducing total system power consumption, the QuickLogic CSSP CAM I/F solution expands the application space for the TI processor in the mobile enterprise (including AIDC, or Automatic Identification and Data Capture, and ruggedized handhelds), portable consumer, industrial tablet and industrial smartphone markets.

The AM335x processor is ideal for a variety of portable devices that support high-resolution cameras. While many cameras require the standard USB interface, the processor's USB controllers are often already used by other peripherals. Moreover, the processor's USB controller can consume up to 150mW more power than QuickLogic's CAM I/F-enabled CSSP solution, making it impractical for many handheld and mobile applications. QuickLogic's CSSP provides the CAM I/F, connecting the TI general-purpose memory controller (GPMC) and the camera sensor. The GPMC includes direct memory access (DMA) capability, allowing QuickLogic to support high-resolution cameras. With this new low-power solution, TI can now support up to five megapixel cameras without using sometimes-scarce USB ports, and address a much wider range of applications.

BeagleBone reference design platform

To ease integration of TI's AM335x processor, BeagleBoard.org created BeagleBone, a ready-to-use, open-source hardware platform for rapid prototyping and firmware and software development. This low-cost BeagleBone follows on the heels of the BeagleBoard platform for mid-range and upper-end applications. BeagleBone is highly extensible, allowing developers to add many features and interfaces via add-on boards or Capes. The camera cape, including the QuickLogic CSSP, will connect to a BeagleBone and an Aptina image sensor.

Availability

The QuickLogic BeagleCam Camera Cape solution is available today as a ready-to-use CSSP, or as a Proven System Block (PSB) for inclusion in other CSSPs.

Posted by: John Miklosz

Go to the QuickLogic Corp. website to find additional information.

E-mail QuickLogic Corp. for more information.

Read more about
QuickLogic Corp.
and
Texas Instruments, Inc. (TI)
on SOCcentral.com


Keywords: embedded system design, embedded systems, ASICs, ASIC design, IP, intellectual property, cores, Sitara ARM Cortex-A8 processors, QuickLogic, Texas Instruments (TI)
601/38886 7/23/2012 444 74
Designer's Mall
4th Of July countdown banner
0.3984375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875