Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Esterel Introduces SCADE LifeCycle Qualified Test Environment and Interface with the LDRA Tool Suite  
 Printer friendly
 E-Mail Item URL

July 24, 2012 -- Esterel Technologies, Inc. today announced the SCADE LifeCycle Qualified Test Environment (QTE) and its interface with the LDRA tool suite.

SCADE LifeCycle QTE is a module that allows developers of certifiable applications using SCADE Suite to automate the running of test cases created during model-based verification activities on host and on target, thus allowing a complete verification workflow from high-level requirements-based testing on model down to integration testing on target. With SCADE LifeCycle QTE, conformity report generation and model coverage measure are automated, enabling significant time and cost savings over manual testing.

Developers of certifiable applications using SCADE Suite for model-based application development and SCADE LifeCycle QTE for verification activities, have an integrated flow providing for full benefit of both a model-based approach and cost-effective testing environment.

"SCADE LifeCycle QTE allows users to efficiently achieve the objectives related to model-based verification on host and software testing on target, as defined in the Model-Based Development and Verification Supplement to DO-178C," states Bernard Dion, CTO of Esterel Technologies and member of the SC-205/WG-71 committee that defined the new standard.

Integration with LDRA

SCADE Lifecycle QTE for LDRA integrates model-based application development with SCADE Suite and the LDRA tool suite. On-target testing is required to achieve the most rigorous levels of DO-178C compliance. The LDRA tool suite has been fine-tuned to provide automated, on-target testing to validate that software execution behaves as expected.

Model-based applications developed with SCADE Suite can now be automatically passed to TBrun, the unit-testing component in the LDRA tool suite, which ensures that the embedded application is running as expected on the target. The same tests can automatically be reused on both host and target, significantly reducing the effort typically used to generate and prove tests during both phases of development and final verification on target.

"Rigorous standards, such as DO-178C, require independent verification of the code to confirm the code behaves as expected," noted Ian Hennell, LDRA Operations Director. "With Esterel's reputation for generating high-quality code and LDRA's expertise in requirements traceability and verification, developers gain a significant improvement in code quality. By automating this level of code development and verification, much of the error-prone and labor-intensive activity is minimized, ensuring better results."

"With SCADE LifeCycle QTE for LDRA, developers of safety-critical applications now have an automated and complete solution for verification on host and testing on target with the integration of SCADE Suite KCG, SCADE Suite's qualifiable code generator, SCADE Suite MTC, SCADE Suite's model coverage-analysis tool, and the LDRA tool suite for target testing. The combined offerings save time and effort throughout the development cycle. With the upcoming adoption of DO-178C by major avionics certification authorities, developers can now benefit from a cohesive development, verification and testing strategy for both model-based and legacy code," stated Eric Bantegnie, President and CEO of Esterel Technologies.

Availability

SCADE Lifecycle QTE for LDRA will be available in December 2012.

Go to the Esterel Technologies, Inc. website to find additional information.

E-mail Esterel Technologies, Inc. for more information.

Read more about
Esterel Technologies, Inc.
and
LDRA Technology, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, design management, Esterel Technologies, SCADE LifeCycle QTE, LDRA Technology,
601/38888 7/24/2012 317 68


Designer's Mall
0.3900146



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4849854