Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Mentor's Volcano Network Architect Verifies and Improves Network Bandwidth Usage at Mazda  
 Printer friendly
 E-Mail Item URL

July 30, 2012 -- Mentor Graphics Corp. today announced that Mazda Motor Corp. has chosen the software to verify its network-bandwidth usage. The VNA is a tool to design primarily CAN, but also LIN, networks in a vehicle and facilitate a mathematical way to calculate the worst-case scenario on a CAN bus. Mazda's use of VNA has enabled significant improvements in network efficiency and reliability.

Mazda has developed its new-generation technology, "Skyactiv technology," to achieve its vision of delivering driving pleasure as well as outstanding environmental and safety performance in its vehicles. The CX-5, one of Mazda's latest products, features h Skyactiv technology and is now available to the global market.

Mazda has its unique CAN stack in its vehicle-networking systems and has been using its own, in-house CAN network-design tool. To introduce Skyactiv technology, Mazda shifted its existing tool to the Mentor Graphics software VNA to insure its network configuration would work under the worst-case conditions. During the tests that Mazda conducted, several networking issues were analyzed and were able to be improved upon. In particular, by entering the network data generated from itsr tools into the VNA, Mazda was able to analyse the network usage and identify which messages on the bus caused problems.

The VNA tool has powerful optimization features to load the network more than 90% of available bandwidth. In Mazda's case, its engineers used the analysis from VNA to optimize and verify that the network bandwidth is utilized to an increased level but is not over-stressed. This procedure increased the network utilization and significantly reduced the testing requirements and time. Moreover, what was learned by the VNA tool could then be applied to new network additions and the VNA flow Mazda implemented to verify its networks made the networks significantly more efficient and reliable.

"Migrating from an in-house design environment to Mentor Graphics Volcano Network Architect-based design environment moved smoothly and it reduced the testing requirements and time significantly," said Tetsuhiro Yamashita, Staff Manager, Vehicle Development Division, Vehicle System Development Department, Mazda Motor Corp.

Posted by: John Miklosz



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, controller area network, CAN, Volcano Network Architect (VNA), Mentor Graphics,
601/38903 7/30/2012 345 60
Designer's Mall
4th Of July countdown banner
0.4851074



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5620117