Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
IEEE Custom Integrated Circuits Conference (IEEE-CICC)   Featured
Sponsor: Solid-State Circuits Society, Electron Devices Society
Location: San Jose, CA  USA
 Printer friendly
 E-Mail Item URL

The IEEE Custom Integrated Circuits Conference, September 9-12, 2012, is a premier conference devoted to IC development. The conference sessions present original first published technical work and innovative circuit techniques that tackle practical problems. CICC is the conference to find out how to solve design problems, improve circuit design techniques, get exposure to new technology areas, and network with peers, authors and industry experts.

There are three days of Tecnical Sessions. The paper presentations cover state-of-the-art developments in integrated circuit design. Awards for Best Paper will be given in the regular, invited and student submission categories. CICC papers are also eligible for publication consideration in a special issue of the IEEE Journal of Solid State Circuits.

Poster Session paper presentations will be on Monday and Tuesday evenings in a separate section of the Exhibits Hall. There is also an award for the Best Poster.

The Educational Sessions, Panels, and Forums are presented throughout the conference to enrich the learning experience of the attendees. The Educational Sessions are full day tutorials instructed by recognized invited speakers. The Panel Discussions and Forums are presented by leaders from the IC industry.

CICC includes an Exhibits Hall that is open in the evenings where Semiconductor manufacturers, software tool suppliers, silicon IP providers, design-service houses, and technical book publishers offer displays and demonstrations of their products.



Go directly to sponsor site for complete conference details.

Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, Custom Integrated Circuits Conference
351/38911 9/9/2012 451 186


Designer's Mall
1.464844E-02



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  9.277344E-02