Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
ARM and Cavium Extend Relationship with ARMv8 Architecture License  
 Printer friendly
 E-Mail Item URL

August 1, 2012 -- ARM and Cavium, Inc. have announced that Cavium is an architecture licensee for the ARMv8 architecture.

The ARMv8 architecture is the first ARM architecture that includes 64-bit execution, enabling processors based on the architecture to combine 64-bit execution with 32-bit execution. One of the key focuses in developing this version of the ARM instruction set was to bring the energy-efficient heritage of ARM processor technology to 64-bit computing.

"Cavium will leverage its experience and IP in high-performance multicore processors and software to address the new requirements in the cloud and data-center market," said Syed Ali, President and CEO, Cavium. "The adoption of the ARMv8 architecture combined with ARM's extensive software ecosystem will enable us to extend the reach of our high-performance multicore SOCs to new customers and applications.”

ARM licenses processor IP under a flexible licensing model, enabling highly integrated solutions for a variety of applications ranging from battery-based mobile devices through to data center platforms, and every application in between.

Posted by: John Miklosz



Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about
ARM
and
Cavium, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, ARM-based microprocessors, MPUs, multicore processors, multi-core processors, IP, intellectual property, cores, ARM, Cavium,
601/38923 8/1/2012 470 63
Designer's Mall
4th Of July countdown banner
0.4140625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4765625