Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Altera Deploys IC Manage to Improve Design Management and IP Reuse  
 Printer friendly
 E-Mail Item URL

August 9, 2012-- IC Manage, Inc. today announced that Altera Corp. has signed a multi-year license agreement for the IC Manage Global Design Platform (GDP), including IP Central, for use across the company's worldwide development sites. Altera adopted IC Manage design-management solutions to achieve higher IP reuse, trace bug interdependencies, and improve multi-site collaboration.

Altera chose IC Manage to help shorten design time and increase financial return on internal IP assets. Development teams can efficiently manage their design data and bug information from project start through tape-out. Altera also is taking advantage of IC Manage IP Central's ability to maximize IP reuse by providing close collaboration between managers, IP creators, chip designers, and verification engineers, enabling them to rapidly publish and reuse their IP, while tracking IP usage and its associated bug history.

"IC Manage GDP and IP Central have robust functionalities, so the ramp-up has been quick, and we are achieving significant productivity gains," said Yaron Kretchmer, Senior Manager, Engineering Infrastructure, Altera. "In less than a month, we have been able to fully deploy the IC Manage design and IP management system on complex projects involving hundreds of Altera engineers across the globe."

Posted by: John Miklosz



Go to the IC Manage, Inc. website to find additional information.

E-mail IC Manage, Inc. for more information.

Read more about
IC Manage, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, design management, design collaboration, IP, intellectual property, cores, IC Manage
601/38941 8/9/2012 490 64
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375