Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
SOCcentral RSS News Feeds  

SOCcentral.com is selective in the news that it features on its Home Page and in its News section, concentrating primarily on ASIC/FPGA/IP and EDA technology, products, standards and essential industry news. In addition, we cut all of the product hype, company bluster, legal "boilerplate," and anything else that has no technical value.

Because this doesn't keep you up-to-date on everything that might be important to you individually, we've made it easy to quickly check the RSS news feeds from the major industry sources. For each of the news feeds below, you'll find up to 20 of the most recently posted items.

EE Times Audio Designline

EE Times Automotive Designline

Chip Design Magazine News

CommsDesign.com

Design & Reuse Headline News

Design & Reuse New Products (IP)

EE Times EDA Designline

EDA Geek News

EDACafe Corporate News

EDACafe IC News

eewire.com Industry News

Electronic Design Magazine

Electronic Engineering Times

Electronic Products

Electronics Weekly News (UK)

Electronics Weekly New Products

Embedded.com

Embedded Internet DesignLine

Embedded Star

FPGA Blog News

Graphic Systems DesignLine

EE Times Industrial Control Designline

MCU DesignLine

Memory DesignLine

EE Times RF & Microwave Designline

MulticoreInfo.com

EE Times Planet Analog

EE Times Power Management Designline

EE Times Programmable Logic Designline

Signal Processing DesignLine

Smart Energy DesignLine

Solid State Technology

Synopsys News Releases



Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, embedded system design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, foundry, foundry services,
587/4012 1/6/2004 18277 18277


Designer's Mall
0.015625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.09375