Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Measured and Simulated Signal Propagation Behaviour on High Speed Nets ofLarge, Highly Dense and Complex PCBs  
Company: Sigrity, Inc.
 Printer friendly
 E-Mail Item URL

The dependency of the signal behaviour of complex PCB nets on the parasitic parameters (PP) of these nets has been determined by measurements and simulations. These nets can be grouped into the net-parts on the PCB, on the Chip Packages and on the Chips. This was done for nets of several real life PCB designs. It was found that the impact of the chip package only on the signal behaviour of longer PCB nets ( multi-drop, at least 5cm) can vary from significant to not important for the same net. That depends on the signal rise times of the off-chip drivers (OCDs), the geometrical net configuration and the number of switching OCDs. When the OCDs of many board nets e.g. address lines are switching simultaneously, a considerable degradation and deformation of the slopes of the individual address line was observed.

In the investigated cases where signal slope degradation was found it could be shown that the coupling into/between the net-vias plays a key role and significantly determines the signal behaviour of the total net. The energy which causes the via coupling is guided by the surrounding parts of the power plane pairs, in which the coupled vias are embedded. With other words: The coupling between nets and also the di/dt behaviour of groups of switching OCDs are in most cases dominantly determined by the coupling between the vias involved and the - the vias surrounding - power planes.



Access the entire document on the Sigrity, Inc. website.

E-mail Sigrity, Inc. for more information.

Read more about
Sigrity, Inc.
on SOCcentral.com


Keywords: Sigrity, signal integrity, PCBs,
205/7162 5/1/2004 8438 665
Add a comment or evaluation (anonymous postings will be deleted)

Designer's Mall
4th Of July countdown banner
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.328125