Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: Wednesday, April 23, 2014
 Tutorials, White Papers, Application Notes, etc.

The Internet is very much like the Metropolitan Museum of Art; what you see on display is only a small fraction of what's hidden in the bowels of the basement. To find the "treasures" hidden in the bowels of EDA tool and IP vendors' "basements," SOCcentral drills down into their websites to seperate the tutorials, white papers, and generic app notes from the marketing hype and product brochures.

Know of a white paper or app note that would interest SOCcentral.com visitors?

If you do, we'd like to know about it! If it meets our criteria, we'll add an abstract to our database and provide the appropriate link to the white paper or app note. Please send your recommendations to directory_editor@soccentral.com.


Recommended Tutorials, White Papers, etc.

On-Chip Communications Network Report (Sonics, Inc.)

This report covers the results of an independent, blind worldwide survey covering on-chip communications networks (OCCN), defined as is the entire interconnect fabric for SOCs. The survey was executed in October 2012, with 318 design and verification professionals participating. . . . read more

The SoC Interconnect Verification Challenge (Test and Verification Solutions, Ltd. (TVS))

With increasing numbers of CPU cores, multimedia subsystems and communication IPs in today's system-on-chips, the main SOC interconnects, crossbars or networks-on-chip fabrics become key components of the system. In addition, IP reuse and network-on-chip (NoC) generation solutions have enabled the conception of new SoC architectures within a few months if not only weeks. . . . read more

VHDL PaceMaker Interactive Tutorial (Doulos, Ltd.)

VHDL PaceMaker is a self-teach tutorial that gives you a great foundation in the basics of the VHDL language. VHDL PaceMaker is ideally suited to self-paced learning prior to attending full-scope instructor-led VHDL training. As well as serving as an introductory tutorial, VHDL PaceMaker, with its interactive hyperlinks, provides an excellent interactive reference tool for the VHDL designer. It includes a full syntax reference, a glossary of technical terms, and the ability for you to annotate your own notes. . . . read more

Design-for-Test Guidelines (Corelis, Inc.)

In today's fast-paced environment with short time-to-market requirements, it has become increasingly important to design products that allow for early fault and failure detection. The earlier a mistake or a defect can be detected in the design phase or in the production process, the less money it will cost to remedy it and the sooner the product will be ready for production or shipment. Therefore, a good design-for-test (DFT) strategy is needed for the design, prototype and production phase of a product. . . . read more

Variation-Aware Custom IC Design Report 2011 (Solido Design Automation, Inc.)

This report covers the results of an independent worldwide custom IC design survey. The survey was executed in late 2010, with 486 IC design professionals participating. . . . read more

FPGA Design Tutorial (1-CORE Technologies)

This FPGA design tutorial covers various issues in the fields of FPGA design, simulation and synthesis. It is targeted towards both beginners and experienced FPGA designers. . . . read more

What's the difference between Tutorials, White Papers, and App Notes?

 
Search Tutorials, White Papers, etc.
 Find all:
Tutorials
White Papers
Application Notes
Presentations
 

View all Tutorials, White Papers, etc.

 Tutorials
 White Papers
 Application Notes
 Presentations

Selecting a specific Category will generate an alphabetical listing* of ALL the entries in that Category.

* SOCcentral's Sponsors' white papers, app notes, etc. are listed first.


10 Most-Read White Papers
Challenges in Verification of Clock Domain Crossings
CDC Methodology for Fast-to-Slow Clocks
Multicore Programming Practices (MPP) Guide
Clock Domain Crossing Demystified: The Second Generation Solution for CDC Verification
Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms
ARM Cortex SoC Prototyping Platform for Industrial Applications
Those Pesky Interfaces…
Making Floating-Point Arithmetic Work in Your RTL Design
Clock and Reset Ubiquity: A CDC Verification Perspective
DO-254 Requirements Traceability

Most-Read Recent News (updated daily)
OmniTek Releases Enhanced Version of Multi-Channel Streaming DMA Controller Core
Digital Core Design Introduces Fast 68HC08 Core
ARM Compiler Builds on Open-Source LLVM Technology
Cryptography Research and Fairchild Semiconductor Sign Patent License Agreement for DPA Countermeasures
STMicroelectronics Extends STM32Cube Development Platform to Support Market-Proven STM32 F2 Microcontrollers
VeriSilicon Expands Hantro Video IP Portfolio qith HEVC Main 10 Profile and AVS+ Decoder Capabilities
Harmonic Chooses Altera Solution for H.265 4Kp60 Video Encoding
Leverage WLCSP Package Sizes on TI's FRAM-based MSP430 MCUs to Optimize Board Space, Reduce Product Size and Save Power
M31 High-Density and Low-Power IP Solutions Ready for Integration on TSMC 55-nm Embedded Flash Technology
Global Unichip Licenses Arteris FlexNoC Fabric IP for 16-nm SOC IP-Verification Platform
Dolphin Integration Announces Availability of TSMC-Sponsored sROMet and DpRAM Generators at 90-nm LP eFlash
PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28-nm Process
Mentor Graphics Enterprise Verification Platform Unites Questa and Veloce for 1000X Productivity Gain
Altera Announces High-Efficiency Power Conversion Solution for High-Performance FPGAs
Replace Expensive Resolver-to-Digital Conversion Solutions with TI's new C2000 MCU Resolver Kit

Suggested Tutorials, White Papers, etc.


Tutorials, White Papers, etc. abstracted since Wednesday, November 06, 2013

CDC Methodology for Fast-to-Slow Clocks  (Real Intent, Inc.)

Designer's Mall
Cinco De Mayo countdown banner

0.09375



 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188  0.171875