Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: Friday, September 03, 2010
 Tutorials, White Papers, Application Notes, etc.

The Internet is very much like the Metropolitan Museum of Art; what you see on display is only a small fraction of what's hidden in the bowels of the basement. To find the "treasures" hidden in the bowels of EDA tool and IP vendors' "basements," SOCcentral.com drills down into their websites and to seperate the tutorials, white papers, and generic app notes from the marketing hype and product brochures.

Know of a white paper or app note that would interest SOCcentral.com visitors?

If you do, we'd like to know about it! If it meets our criteria, we'll add an abstract to our database and provide the appropriate link to the white paper or app note. Please send your recommendations to directory_editor@soccentral.com.


Recommended Tutorials, White Papers, etc.

An Initiative Towards Open Network-on-Chip Benchmarks (OCP International Partnership (OCP-IP))

Measuring and comparing performance, cost, and other features of advanced communication architectures for complex multi core/multiprocessor systems on chip is a significant challenge which has hardly been addressed so far. This document outlines the top-level view on a system of benchmarks for Networks on Chip (NoC), which intends to cover a wide spectrum of NoC design aspects, from application modeling to performance evaluation and post-manufacturing test and reliability. . . . read more

FPGA Design Tutorial (1-CORE Technologies)

This FPGA design tutorial covers various issues in the fields of FPGA design, simulation and synthesis. It is targeted towards both beginners and experienced FPGA designers. . . . read more

Fundamentals of Mixed-Signal FPGAs (TechOnLine, Inc.)

The analog domain describes the way things typically work in the real world. By comparison, the digital domain is useful when it comes to storing and manipulating data and making complex decisions based on the results of its data-processing operations. Most people think of FPGAs as being primarily digital devices, but a certain class of mixed-signal FPGAs provide a mixture of programmable analog fabric combined with programmable digital fabric. . . . read more

TLM-2.0 in Action: An Example-based Approach to Transaction-Level Modeling and Model Interoperability (Open SystemC Initiative (OSCI))

This tutorial, presented at the Design and Verification Conference (DVCon) 2009, discusses TLM-2.0 concepts and mechanics, as well as some fine points of the standard that emerged during the development of the Language Reference Manual. The tutorial's examples-based approach details TLM-2.0 and describes how to get the most value out of using the standard. The examples demonstrate modeling styles, as well as integration of legacy models based on TLM-1 interfaces, which are fully preserved in TLM-2.0. . . . read more

What's the difference between Tutorials, White Papers, and App Notes?

 
Search Tutorials, White Papers, etc.
 Find all:
Tutorials
White Papers
Application Notes
Conference Papers
 

View all Tutorials, White Papers, etc.

 Tutorials
 White Papers
 Application Notes
 Conference Papers

Selecting a specific Category will generate an alphabetical listing* of ALL the entries in that Category.

* SOCcentral's Sponsors' white papers, app notes, etc. are listed first.


10 Most-Read White Papers
Straightforward IP Integration with IP-XACT RTL-TLM Switching
Understanding the Fundamentals of PCI Express
High-Level "Plug-and-Play" Specification, Modeling and Synthesis of Pipelined Architectures with Bluespec’s PAClib
Secure Embedded Systems Need Microkernels
Formal Verification of an OS Kernel
Benefits and Applications of the Wireless USB WHCI Host and Dual-Role Device
Delivering Synthesizable Verification IP for Test Benches
Advanced Techniques for Building Robust Testbenches with DesignWare Verification IP and Verification Methodology Manual (VMM) for SystemVerilog
A Survival Guide for Selecting High-Quality IP
Building a Total Quality Experience into Silicon IP: Delivering DesignWare Silicon IP into SoC Designs

Most-Read Recent News (updated daily)
TI Announces Free Windows CE 6.0 R3 Board Support Packages for OMAP-L1x and Sitara AM1x Devices
Synopsys Announces Immediate Availability of DesignWare MIPI M-PHY IP in 40-nm Process Technology
STARC, Calypto and Virage Logic Break New Ground With Industry's Lowest Power Design Flow
OCP-IP Delivers Transaction Generator Package
Intilop Announces Acceptance of TCP/IP Off-Load Engine Silicon IP By a Major Financial Institution
Magma Design Automation Joins Si2's DFM Coalition
OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
Magma Announces Quartz iPOP Initiative
Magma's Titan Qualified for TowerJazz Reference Flow
Ricoh Achieves Full Test Coverage With Ultra-Low Pin Count Using Mentor Graphics Tessent TestKompress

Suggested Tutorials, White Papers, etc.


Tutorials, White Papers, etc. added since Wednesday, August 04, 2010

Model-based DSP Implementation on FPGAs (University of Maryland (ECE))

Efficient Static Buffering to Guarantee Throughput-Optimal FPGA Implementation of Synchronous Dataflow Graphs (University of Maryland (ECE))

FPGA-Based Design and Implementation of the 3GPP-LTE Physical Layer Using Parameterized Synchronous Dataflow Techniques (University of Maryland (ECE))

Resource-Efficient Acceleration of 2-Dimensional Fast Fourier Transform Computations on FPGAs (University of Maryland (ECE))

Designer's Mall

0.125



 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188  0.1875