Page loading . . .

  
 Category: News: Latest News: Friday, September 03, 2010
Z Circuit Automation Debuts High-Throughput Cell Library Characterization System  
 Printer friendly
 E-Mail Item URL

April 11, 2005 -- Z Circuit Automation, Inc. has unveiled ZChar, a tool for fast, automatic characterization of digital cell libraries.

"ZChar provides us with very fast turnaround time, "said Jim Thomas, vice president of product development for Spansion LLC. "It quickly generated three full corners in a weekend, including 120 flip-flops, for our advanced 90 nanometer Flash memory process. The Z Circuit software and training has been instrumental in upgrading our digital design environment to compliment our existing, state-of-the-art analog and Flash memory design capabilities."

A library will need to be characterized for changes to process models, cell layouts, spice models, voltage thresholds, or if a custom corner at a special voltage is required. Designing at the wrong environmental corner or not taking advantage of a special operating voltage, may lead to a slower, larger design that wastes power or takes much longer to close timing. In many cases, a company does not need to build a library from scratch, but instead can use ZChar to re-characterize the library to the appropriate conditions.

ZChar quickly generates accurate and complete timing/power models and incorporates unique methods for noise immunity and signal integrity to avoid design problems that otherwise might not be detected until failure analysis.

Circuit designers in library teams have the need to optimize cells or the cell architecture, which often requires many iterations of characterization for the most complex cells in the library. ZChar has a parallel-processing burst mode in which a complex cell that would normally take 4 hours to complete, can finish in 30 minutes or less. ZChar even supports generating a specific cell characteristic in minutes. In addition to taking advantage of this fast turn-around time, designers quickly browse simulation results, display waveforms, and verify circuit behavior using ZChar's unique simulator-independent graphical mode. This results in reducing optimization time from days to hours.

ZChar also provides more than simple characterization of common logic components. ZChar is a digital modeling system, with the capabilities to handle advanced logic circuits such as differential inputs and dynamic logic, critical for meeting requirements of next-generation electronic product design and advanced process technology.

Z Circuit offers additional library development and analysis tools including Library Analyzer, which provides important validation and comparison capabilities for library developers and qualification capabilities for library consumers.

Z Circuit keeps complex model generation methods up-to-date through customer requirements and tracking technology changes. As an active member of Synopsys' Tap-in and Cadence Connections programs, Z Circuit works closely with leading EDA companies to incorporate the industry's latest standard formats, such as Synopsys Liberty.

"Designers are able to develop their chips more quickly and accurately when they access up-to-date, accurate models for their technology in the Liberty format." said Karen Bartleson, director of Interoperability at Synopsys, Inc. "Z Circuit's active participation in Synopsys' TAP-in program has enabled them to leverage Liberty, one of the most successful interoperability standards in EDA."

Pricing and Availability

ZChar is now available on Sun OS and Redhat Linux operating systems. Pricing starts at $55,000 for a one-year, time-based license. ZChar creates efficient spice runs with Synopsys HSPICE, Cadence Spectre, Berkeley Spice (BSIM3 and BSIM4 models), and other simulators including most internally developed simulators.

Go to the Z Circuit Automation, Inc. website for details.
 Please click here to let us know if the above link is broken!

E-mail Z Circuit Automation, Inc. for more information.

Read more about
Z Circuit Automation, Inc.
on SOCcentral.com


Keywords: Z Circuit Automation, ZChar, cell libraries, device characterization, signal integrity, noise,
199/12686 4/11/2005 2341 438
Designer's Mall
0.5



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.5488281