Page loading . . .

  
 Category: News: News Archive 2005: Friday, September 03, 2010
LSI Logic licenses Ethernet MAC Core from Mentor Graphics  
 Printer friendly
 E-Mail Item URL

February 15, 2005 -- LSI Logic has licensed Mentor's 10/100/1000 Ethernet Media Access Controller (MAC) intellectual property (IP) core. The core has been proven in silicon and has been pre-verified and tested for easy integration into system-on-chip (SoC) designs. Mentor Graphics provides third-party IP with cores supporting major communications protocols, including Ethernet 802.3, USB 2.0, USB On-the-Go, Parallel and Serial ATA, and PCI Express.

Mentor Graphics acquired the complete line of Ethernet IP from Alcatel in July 2003. Mentor has enhanced and grown the product line since its acquisition with the addition of new features and product offerings such as the M-SGMII Serial Gigabit Media Independent Interface (M-SGMII) core. Mentor IP is silicon-proven in multiple process technologies, and is currently used in 10/100 Mbit/s ports and Gigabit Ethernet ports shipping worldwide.

"This Ethernet MAC IP provides designers with more time to concentrate on product differentiation and delivering products to market before their competitors," said Terry Pence, communications marketing manager, LSI Logic, "This IP from Mentor Graphics meets our stringent criteria, and we are pleased to offer versions based on this industry-leading core to our mutual customers for both ASIC and RapidChip Platform ASIC implementations."

Being designed into the LSI Logic IP library means the function, performance, verification, timing, test and manufacturability issues have already been resolved, providing designers with a head start on their system architecture. The 10/100/1000 MAC core is a "high adoption" rate core being driven by the need for network connectivity in consumer, storage and embedded systems. In the traditional enterprise networking space, growing port density requirements are quickly accelerating the Gigabit Ethernet adoption rate.

The PE-MCXMAC IP core from Mentor Graphics is a full-featured Media Access Controller capable of full-duplex operation at 10, 100, or 1000 megabits per second and half-duplex operation at 10, or 100 megabits per second. The PE-MCXMAC core includes a MII and Gigabit MII Interface, as well as the MAC Control Sub-layer as defined in 802.3x. Support is included for both standard and proprietary Control frames. Reduced Gigabit MII, reduced MII, 10/100 Mbps Serial MII and 1000 Mbps TBI SERDES are also available in the Mentor Graphics range of soft cores.

The PE-MCXMAC core also includes the MAC Control sub-layer, which provides support for Control frames, particularly PAUSE frames. (Other types of Control frames can be supported through setting optional configuration bits.) This modular architecture allows customers to select and use the optimal configuration for their design.

Both Symmetric and Asymmetric Flow Control are supported. There are many different possible applications for the PE-MCXMAC core, including network interface designs, Ethernet switching designs, and test equipment designs. The PE-MCXMAC module was designed in Verilog and has been successfully synthesized in multiple process technologies.

Go to the Mentor Graphics Corp. website for details.
 Please click here to let us know if the above link is broken!

Read more about
Mentor Graphics Corp.
and
LSI Corp.
on SOCcentral.com


Keywords: Mentor Graphics, LSI Logic, intellectual property, IP,
199/11671 2/15/2005 2344 664
Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.5