Page loading . . .

  
 You are at: The item(s) you requested.Sunday, April 20, 2014
Analog Devices Debuts Smallest 16-Bit Quad Digital-to-Analog Converter  
 Printer friendly
 E-Mail Item URL

February 27, 2006 -- Analog Devices, Inc. (ADI)  is addressing the growing requirement for smaller industrial and communications designs by introducing the industry's first 16-bit quad DAC (digital-to-analog converter) in a compact 3x3-mm, 10-lead LFCSP (lead frame chip scale package), freeing up to 70% more board space. The new 16-bit quad DAC is one of eight new dual and quad devices announced today that extend ADI's line of nanoDAC converters in small packages. Unlike existing solutions in other packaging that require an external reference, the new nanoDAC devices lower system cost by integrating an on-chip reference and providing the industry's smallest footprint.

The flagship AD5664R 16-bit quad DAC offers very low power consumption (5mW at 5V including reference), making it an ideal choice for designers of industrial and communications products such as PLC cards, analog I/O boards and base stations which require high resolution in the minimum board space. It integrates four buffered 16-bit DACs in addition to an on-chip 1.25-V, 5-ppm/degrC reference.

"With the introduction of the AD5664R, Analog Devices has introduced a 16-bit, fully integrated quad converter that lowers system cost and further extends our nanoDAC product family to provide a wide range of offerings that are optimized for space- and cost sensitive industrial and communications applications," said Mike Britchfield, Product Line Director, Precision Signal Processing Group, Analog Devices.

In addition to the AD5664R, Analog Devices also introduced seven nanoDAC converters that offer pin compatible 12-bit to 16-bit resolution in dual and quad configurations with and without on-chip references: the quad AD5624, AD5624R, AD5644R and AD5664, and the dual AD5643R, AD5663 and AD5663R. These new devices add to ADI's nanoDAC portfolio of smallest package devices, which also features the smallest DAC in SC70 package.

All devices incorporate a power-on reset and a per-channel power-down mode that, in the quad-channel devices, reduces the current consumption of the device to 480nA at 5 V. In addition, the dual-channel devices offer hardware LDAC and CLR functionality and the on-chip precision output amplifier allows rail-to-rail output swing to be achieved, maximizing dynamic range and enabling the device to deliver the performance needed in control and level-setting applications.

Pricing and Availability

The AD5664R, along with the other quad and dual nanoDAC devices announced, are currently sampling and will be available in full production volumes in April 2006. In addition to the 10-lead LFCSP, all devices are available in 10-lead MSOP (mini-small-outline package). Per-unit pricing ranges from $5.49 to $11.40 for the quad devices and from $5.05 to $6.90 for the dual devices (based on resolution and the inclusion of the on-chip reference) in 1,000-piece quantities.



Go to the Analog Devices, Inc. (ADI) website for details.

Read more about
Analog Devices, Inc. (ADI)
on SOCcentral.com


Keywords: Analog Devices, Inc. (ADI), digital-to-analog converters, D-A converters, DACs, nanoDAC,
552/18127 2/27/2006 4917 638
Designer's Mall
Cinco De Mayo countdown banner
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5234375