Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
PLX PCI Express Bridging Device Achieves Dual Milestones  
 Printer friendly
 E-Mail Item URL

May 9, 2006 -- PLX Technology, Inc. today announced that the PLX ExpressLane PEX 8311 generic local bus-to-PCIe bridge reached two milestones: it's been production released and added to the PCI Special Interest Group (PCI-SIG) Integrators List. The PEX 8311 is dedicated to upgrading standard processor, DSP, ASIC, and FPGA bus-interface designs to PCIe. The newest member of the ExpressLane family of PCIe switches and bridges, the PEX 8311 provides the power and flexibility of PCIe to embedded designs spanning the video, imaging, medical, communications, and industrial-control markets.

The production release of the PEX 8311 reflects PLX's strengthening position in PCIe bridging and switching technology. With six PCIe switches and bridges now in production, PLX supplies a broad array of PCIe interconnect solutions. In addition, the configuration flexibility of the PEX 8311 and other ExpressLane switches and bridges allows them to be applied to the widest range of boards and systems.

Go to the PLX Technology, Inc. website for details.
 Please click here to let us know if the above link is broken!

E-mail PLX Technology, Inc. for more information.

Read more about
PLX Technology, Inc.
on SOCcentral.com


Keywords: PLX Technology, PCI express, PCIe, ExpressLane,
552/18951 5/9/2006 2383 365
Designer's Mall
0.359375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375