Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
GateRocket Delivers Native Verification Solution for Advanced FPGAs   Featured
 Printer friendly
 E-Mail Item URL

April 23, 2007 -- GateRocket, Inc. has announced availability of the Device Native verification product that gives FPGA designers the power to validate designs with one to two orders of magnitude faster simulation, and realize actual device behavior early in the design process. RocketDrive is a hardware and software solution that adds significant value to existing design verification environments without a change in design flow or verification methodology.

The RocketDrive Device Native verification solution is powered by the speed of hardware, the accuracy of the true chip behavior and the unbounded scalability of a system prototype. RocketDrive offers the ability to exhaustively validate and test an FPGA design before committing to production, enabling shorter product development times, higher product quality and improved performance to meet or exceed the requirements of today's demanding marketplace. GateRocket's software allows the verification engineer to place any portions of the FPGA design into the RocketDrive and link it to his or her existing simulation platform. This allows the FPGA to be used natively to speed verification by replacing FPGA models with actual hardware; investigate hardware bugs and test alternatives; and run application level software against a Device Native representation of the design.

Traditional emulation environments strive to be technology independent, but suffer from long and arduous startup efforts for each project and produce inaccurate results. GateRocket's new approach leverages the strength and uniqueness of the FPGA device and the flexibility of popular simulators to deliver a unique and accurate verification solution for these advanced design projects.

In addition, the RocketDrive enables rapid, accurate analysis of IP components by removing the need for special and inaccurate software models since the IP resides directly in the target FPGA device that is in the RocketDrive. For the first time, the designer sees the real on-chip IP behavior while operating within their existing flexible simulation and test verification environment.

The RocketDrive takes minutes to install in any Linux PC and integrates seamlessly with the user's existing design and verification environment. The RocketDrive complements design tools from all leading EDA vendors including Cadence Design Systems, Mentor Graphics, Synopsys, Synplicity, and the FPGA vendor tools from Altera and Xilinx.

"Electronics companies use FPGAs to miniaturize their products while significantly increasing features to meet market demand and create new markets; however electronic design engineers face a crisis in their inability to adequately verify and test these increasingly complex designs," said Dave Orecchio, GateRocket's President and CEO. "GateRocket's solution addresses this problem with the unique and highly productive Device Native approach that can cut in half the time it takes to develop the electronic products we use every minute of every day."

Pricing and Availability

RocketDrives are immediately available for the Altera Stratix 2 and the Xilinx Virtex 4 family of devices with introductory pricing starting at $25,000.

Go to the GateRocket, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

Read more about
GateRocket, Inc.
on SOCcentral.com


Keywords: GateRocket, verification, FPGAs, field programmable gate arrays, EDA tools,
571/22493 4/23/2007 1450 236
Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5