Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Forte Announces Cynthesizer 3.3 with First SystemC to GDSII Flow  
 Printer friendly
 E-Mail Item URL

May 25, 2007 -- Forte Design Systems, Inc. has announced the availability of version 3.3 of its Cynthesizer SystemC synthesis product. Cynthesizer v3.3 is the first high-level synthesis product to offer a direct path from high-level SystemC to GDSII by integrating Cynthesizer and Magma Design Automation's Blast Create synthesis technology and Blast Fusion place-and-route technology. The latest release also adds SystemC behavioral design IP, a graphical analysis environment, and other features for better quality of results (QoR).

"Having a direct link from SystemC algorithms to GDSII provides designers with a significant advantage in time to high quality results," said Sean Dart, Forte's President and CEO. "Our new CynWare IP library and tight integrations with partner products provide designers the fastest path from algorithms to first-time production silicon."

Direct path from SystemC algorithms to GDSII provides timing closure insight

With Forte's integration of Cynthesizer and Magma's Blast Create, designers can take high-level SystemC code and go straight to GDSII, giving them accurate timing and area estimation as early as possible in the design process. Designers can use SystemC for architectural exploration and immediately assess which design will give the best place and route (P&R) utilization. With a few simple configuration settings, designers can automatically use Blast Create to synthesize the Verilog RTL generated by Cynthesizer to a gate-level netlist, and use Magma's Blast Fusion for placement and routing.

At higher levels of abstraction there are less specific implementation details available. Based on feedback from the P&R process, Cynthesizer's timing parameters can be further constrained to meet the implementation requirements without rewriting the original source code. The Cynthesizer SystemC to GDSII flow provides designers with the values of the higher abstraction level while retaining the implementation detail and accuracy.

Behavioral level SystemC IP building blocks

With Cynthesizer v3.3, Forte is releasing its CynWare SystemC IP library, giving designers synthesizable building blocks to jumpstart their designs. Since these pre-designed elements are implementation independent, they are re-targetable to different processes or QoR targets without performance or area penalties. The result is truly reusable design IP that accelerates the design and verification process.

The CynWare IP library currently contains synthesizable:
  • Floating point datatypes available in IEEE754 single and double precision as well as other combinations of exponent and mantissa width defined by the user.
  • Fixed point datatypes.
  • Basic connectivity interfaces such as streaming data, FIFO-based, and memory interfaces.
  • Master and slave bus interfaces for connection using the AMBA AHB.

Transaction-level models (TLM) for fast simulation speeds are included for all interface IP.

Additional Features and QoR optimizations

  • Cynthesizer Workbench - A new graphical interactive analysis environment that provides a number of different data views including detailed analysis of the control and data flow, register usage, and other hardware details all linked to annotated source code views. Cross-linked views make it easy to analyze details of the design to understand implementations tradeoffs and make changes for better QoR.
  • Advanced control of output port timing Allows various output port timing and register scenarios to be defined, providing fine control over the exact circuit built to drive the output port and its timing.
  • Timing aggressiveness control Allows designers to specify the level of timing aggressiveness used when processing the design with a single simple control.
  • Design scheduling improvements - Improvements to the underlying scheduling algorithms that allow Cynthesizer to better implement designs that include conditional access to multiple memories to reduce overall design latency.

Pricing and Availability

Cynthesizer v3.3 is immediately available to existing customers without cost. The CynWare IP library has several components some of which are included as part of the Cynthesizer product. Others are priced on a per project basis.

Go to the Forte Design Systems, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Forte Design Systems, Inc. for more information.

Read more about
Forte Design Systems, Inc.
on SOCcentral.com


Keywords: Forte Design Systems, synthesis, SystemC, IP, intellectual property, cores, EDA tools, DAC2007,
571/22837 5/25/2007 3072 349
Designer's Mall
0.34375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875