Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Chartered, Tezzaron Team to Deliver Ultra High-speed Memory Solution  
 Printer friendly
 E-Mail Item URL

June 18, 2007 -- Chartered Semiconductor Manufacturing, Ltd. and Tezzaron Semiconductor, a specialist in high-speed memory solutions and 3D wafer stacking processes, announced that Chartered is beginning to ramp production of Tezzaron’s unique ultra high-speed memory chips. In addition, the two companies are working on the manufacture of Tezzaron’s 3D devices.

Chartered is manufacturing Tezzaron’s 3T-iRAM family of two-dimensional 72-Mbit memory devices. These parts use proprietary technology that mimics SRAM but provides even greater speed and higher reliability while drawing less power. The devices will be packaged with industry-standard interfaces so that equipment suppliers can swap them into their current products with no design changes. Chartered worked closely with Tezzaron to support the development of this product to improve its manufacturability and reduce manufacturing costs. The devices, built on Chartered’s 0.13-micron process, are well-suited for applications such as telecom and datacom equipment.

"Chartered has shown a willingness to work with us and push the envelope on some new approaches that we believe hold great potential for the entire IC industry," said J.T. Ayers, CEO of Tezzaron. "We are very pleased with the results achieved with our 3T-iRAM family of SRAM replacement devices. Chartered’s capabilities have been instrumental in implementing them with the reliability and cost model we require. We believe 3D technology can directly address the growing interconnect and real estate issue in today’s complex chips, and it’s assuring to have a partner like Chartered to demonstrate its commercial viability in volume production."

With Tezzaron’s FaStack technology, device circuitry is divided into sections that are built onto separate wafers using standard processing. Chartered enables 3D stacking of these wafers by building hundreds of thousands of Tezzaron’s embedded thru-silicon interconnections, called Super-Contacts, into the circuitry on each wafer. The wafers are then aligned with a precision of 0.5-micron, bonded, thinned, and diced into individual devices. Unlike many 3D solutions that connect only at the I/O pads, a FaStack chip functions as a single device due to its abundant internal Super-Contacts.

The first products manufactured at Chartered using this approach will be the proven 72-Mbit memory device, currently in production, which will be double stacked to create a 144-Mbit SRAM replacement product. The increased density of this product will allow system developers to use fewer components, create simpler designs, reduce cost and power requirements, make testing easier, and still keep pace with the ever-accelerating demand for more computer memory.

Chartered and Tezzaron will continue to enhance the 3D IC designs and build them into wafers produced by Chartered. Tezzaron plans to offer many types of 3D IC memories in two, three, and even five layers, using their NanoTSV (nanoscale thru-silicon via) technology to enable ultra-high capacity devices and chips with built-in repair capabilities.

Go to the Chartered Semiconductor Manufacturing, Ltd. website to find additional information.
 Please click here to let us know if the above link is broken!

Read more about
Chartered Semiconductor Manufacturing, Ltd.
and
Tezzaron Semiconductor
on SOCcentral.com


Keywords: Chartered Semiconductor Manufacturing, Tezzaron Semiconductor, memory, packages, packaging, system-in-package, SiP,
571/23061 6/18/2007 1122 191
Designer's Mall
0.34375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875