Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Faraday and Mixel Announce IP Development and Licensing Partnership  
 Printer friendly
 E-Mail Item URL

March 3, 2008 -- Mixel, Inc. today announced a Silicon Intellectual Property Partnership with Faraday Technology Corp. Mixel is licensing its high performance LVDS de-serializer transceiver IP to Faraday for use in its customer ASIC designs. The IP is designed in UMC 90-nm process technology. This is intended to be the first of many IP development collaboration between Faraday and Mixel.

"As we expand our share in the mixed-signal ASIC market, we are glad to have Mixel as a team partner," said Joseph Hong, General Manager of Faraday Technology in California. "Mixel consistently goes the extra mile to meet and exceed our expectation and our customers’ stringent requirements. Its outstanding IP quality, customer support, and breadth of its mixed-signal IP portfolio are an important asset to us and our customers."

Go to the Mixel, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Mixel, Inc. for more information.

Read more about
Mixel, Inc.
and
Faraday Technology Corp.
on SOCcentral.com


Keywords: Mixel, Faraday Technology, LVDS SerDes, mixed-signal IP, intellectual property, cores, ASIC design,
578/25098 3/3/2008 1508 196
Designer's Mall
0.34375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875