Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
ARC, Calypto Team to Reduce Power in ARCs Video Subsystem Solution  
 Printer friendly
 E-Mail Item URL

January 23, 2009 -- Calypto Design Systems, Inc. is collaborating with ARC International to reduce power in ARC’s low-power video subsystem intellectual property (IP) solution using Calypto’s PowerPro CG. ARC’s video subsystems are ideal for applications such as high-end cell phones, digital video recorders, webcams, and portable media players to provide encoding and/or decoding functionality.

"Enabling our customers to build unique, low-power solutions with our multimedia subsystems is a first-order priority," remarks Paul Holt, ARC’s Vice President, SoC Business Unit. "PowerPro CG’s ability to further reduce power in our IP offering will be beneficial to our users, many of whom are tasked with meeting ever-shrinking power budgets in portable devices.”

Calypto’s PowerPro CG is an automated register transfer level (RTL) power-optimization tool that inserts advanced sequential clock gating structures into an RTL design and is proven to reduce power by up to 60% on customer designs.

PowerPro CG was able to significantly reduce power on ARC’s AV401 video subsystem in a high-performance H.264 application, translating into a measured power savings of 15% in this particular design operating at 200MHz. The ARC AV401 is a user-configurable video decoding platform that provides video decoding for multiple standards to allow playback of virtually any content. While the AV401 is already a low-power video decode platform, PowerPro CG was applied to the design of the video codec, showcasing how PowerPro CG can be applied by a user to ARC’s configurable IP block to further reduce power for a variety of video applications.

PowerPro CG reads in a synthesizable RTL design and generates a new RTL design which is an identical to the original design with additional clock-gating enable logic. The low-power RTL is then comprehensively verified using sequential logic equivalence checking to ensure no functional changes are introduced.

Go to the Calypto Design Systems, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Calypto Design Systems, Inc. for more information.

Read more about
Calypto Design Systems, Inc.
and
ARC International
on SOCcentral.com


Keywords: Calypto Design Systems, ARC International, video processing, ASICs, ASIC design, IP, intellectual property, cores, power analysis, power optimization, low power design, low-power design, EDA tools,
589/27871 1/23/2009 2966 166
Designer's Mall
0.34375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875