Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Mixel's MIPI D-PHY IP Licensed by Canesta  
 Printer friendly
 E-Mail Item URL

February 15, 2010 -- Mixel, Inc. announced today that Canesta, a provider of single chip CMOS 3-D sensors, is using Mixel’s MIPI (Mobile Industry Processor Interface) D-PHY. Mixel’s D-PHY IP is the physical layer IP compliant with the MIPI D-PHY version 1.0. The controller was provided by GDA Technologies, one of Mixel’s MIPI controller partners.

"For our cutting-edge products, first-time success and aggressive schedule are both mandatory," said Patrick O'Connor, Vice President of Engineering at Canesta. "Key to our decision to work with Mixel was its silicon-proven technology, its leadership in the MIPI PHY market, and the short schedule Mixel committed to. Mixel delivered two weeks ahead of schedule!"

The Mixel D-PHY and GDA MIPI controller have been licensed and validated in silicon by a number of customers. According to Canesta, the two IP from Mixel and GDA work together seamlessly and in all occasions first silicon performed flawlessly.

Go to the Mixel, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Mixel, Inc. for more information.

Read more about
Mixel, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, MIPI, Mobile Industry Processor Interface, IP, intellectual property, cores, Mixel,
597/30721 2/15/2010 560 37
Designer's Mall
0.3613281



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375