Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Xelerated Samples 100-Gbps Wirespeed Network Processor  
 Printer friendly
 E-Mail Item URL

June 30, 2010 -- Xelerated, Inc. today samples its HX family of network processor units (NPUs), which are now available to system vendors and service providers. Based on Xelerated’s deterministic dataflow architecture, the HX family of NPUs can process 100Gbps of Ethernet traffic at wirespeed for any packet size.

The HX family of NPUs integrates Ethernet MACs, programmable switching and advanced traffic management for the delivery of fine-granular Quality-of-Service (QoS). The result is a single-chip solution with extraordinary service density, enabling system vendors to design products for more advanced Ethernet and IP services.

To ease the development of new generation Carrier Ethernet switches and routers, Xelerated is making available a range of software and tools, including its reference design kit (RDK), software development tools, and data plane software:
  • The HX RDK facilitates design, integration and testing for a range of high-capacity interface options including 10GE, GE, Interlaken. It is a modular 1U switch flexibly designed for interoperability and verification of HX-based systems.
  • The Metro Ethernet Application (MEA) is a full-featured data plane software. It provides simultaneous support for Ethernet, PB, PBB, VPLS, IP, MPLS and OAM traffic with strict wirespeed guarantees. The software is provided in source code to allow for system vendor customization.
  • The Software Development Kit (SDK) is an integrated development environment for coding, testing and debugging of data plane software.


Go to the Xelerated, Inc. website for details.
 Please click here to let us know if the above link is broken!

E-mail Xelerated, Inc. for more information.

Read more about
Xelerated, Inc.
on SOCcentral.com


Keywords: embedded systems, embedded system design, microprocessors, MPUs, network processors, Ethernet, Xelerated,
597/31700 6/30/2010 436 39
Designer's Mall
0.3613281



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875