Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Sigrity Enters High-Speed IC Market with Power Integrity Solution  
 Printer friendly
 E-Mail Item URL

May 17. 2004 – Sigrity, Inc. has introduced XcitePI, a tool that performs dynamic simulation of the full-chip power grid structure with package effects to determine the severity of power integrity issues.

“Many companies face daunting signal integrity and power integrity design challenges as they try to figure out what the noise effects are and where they are located, and then devise strategies to eliminate them,” said Jiayuan Fang, president of Sigrity. “Success requires the ability to adequately analyze the entire power delivery system – from chip to package to board – to ensure the integrity of power delivery systems and prevent costly respins. That’s a capability Sigrity brings to the market, due to our established work in power integrity solutions for boards and packages. Now we are extending it to ICs.”

Unlike existing power analysis tools that consider only the resistive, capacitive and limited inductive coupling effects of the power grid with lumped RLC off-chip models, Sigrity’s XcitePI tool analyzes the power grid with distributed electromagnetic field propagation effects of the package, and capacitive and inductive coupling between all conductors of the IC power grid. Once noise is generated at certain locations of a chip, it often propagates more easily to other locations of the chip through the package power and ground structures rather than directly through the power grid itself. Lumped RLC off-chip models cannot adequately model such effects; leaving corresponding software tools unable to determine the true transient noise distribution and behavior in the power delivery system. In contrast, XcitePI performs transient analysis of the IC power grid simultaneously with dynamic simulation of electromagnetic fields in the package planes, taking into account both the wave propagation effects in the package and distributed interaction of the IC power grid and package planes.

XcitePI uses a fast simulation engine, especially designed for power grids, to accomplish transient simulation of the full-chip power grid with package planes. It enables chip and package design engineers to find noise voltage fluctuations; assess the effects of decoupling capacitors, power grid physical parameters and package power and ground planes; and conduct “what if” analysis to optimize their designs. The initial release of XcitePI addresses design and analysis of IC power delivery systems.

Pricing and Availability

Available during the third quarter of 2004, XcitePI is priced from $65,000 for a one-year time-based license.

Go to the Sigrity, Inc. website for details.
 Please click here to let us know if the above link is broken!

E-mail Sigrity, Inc. for more information.

Read more about
Sigrity, Inc.
on SOCcentral.com


Keywords: Sigrity,
550/6475 5/17/2004 2445 465
Designer's Mall
0.515625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.84375