Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Wolfson Microelectronics Chooses Verific HDL Component Software  
 Printer friendly
 E-Mail Item URL

September 20, 2004 -- Wolfson Microelectronics, a supplier of mixed-signal semiconductors for the digital consumer electronics market, is using software from Verific Design Automation, Inc. as part of its internal design environment.

The increasing digital complexity of Wolfson's advanced mixed-signal products has motivated a transition of its digital design flow from a partly schematic, partly Verilog hardware description language (HDL), flow to a fully Verilog HDL based flow. Verific's HDL Component Software provides a ready-made field-proven Verilog parser and analyzer, which Wolfson is incorporating into its proprietary mixed signal design software. This enables control and manipulation of digital HDL modules in a common framework together with the analogue aspects of the circuit designs.

"Verific's tool does exactly what we need to improve our design flow for mixed-signal chips," says Jim Reid, Wolfson Microelectronics' Chief Technical Officer. "As a result, Verific has become an important design tool partner, helping us to construct an integrated tool set for mixed-signal design."

"Many semiconductor companies have developed internal design systems and/or flows," adds Michiel Ligthart, Verific's vice president of operations. "Quite often, you find those patched together with TCL or PERL scripts providing some kind of Verilog support. Wolfson Microelectronics realized its designers' need for a professional solution, and integrated Verific's Verilog parser/analyzer instead."

Go to the Verific Design Automation, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Verific Design Automation, Inc. for more information.

Read more about
Verific Design Automation, Inc.
on SOCcentral.com


Keywords: Verific Design Automation, HDL, Verilog,
550/8992 9/20/2004 2818 594
Designer's Mall
0.34375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375