Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
BridgeWave Develops Longest-Range 60-GHz Ethernet Wireless Link Using Simulink and Model-Based Design  
 Printer friendly
 E-Mail Item URL

December 19, 2005 -- The MathWorks, Inc. today announced that BridgeWave Communications, Inc., a supplier of multi-gigabit wireless solution, has developed the market's longest-range Ethernet wireless link, the FE60, using Simulink and Model-Based Design. BridgeWave engineers were able to perform system simulations, test variables, and verify designs all in the Simulink environment. By using Model-Based Design, engineers also were able to locate and fix errors during the design phase before committing to hardware, build prototypes with confidence, and cut product development time by more than half. As a result, BridgeWave was able to deliver the FE60 100-Mbps Ethernet link to the market five months ahead of schedule.

BridgeWave has a longstanding relationship with The MathWorks and originally used MATLAB to develop its GE60 gigabit Ethernet wireless link. To develop the new platform for the longer-range 100-Mbps version, the FE60, designers turned to Simulink for its comprehensive system simulation and verification capabilities. Simulink offered an integrated environment that allowed the engineering team to collaborate and explore design options more fully. Because of the productivity gains Simulink provides, BridgeWave engineers were able to simulate and verify other designs, different modulation formats, and different demodulators.

"We were faced with a major time constraint to develop the FE60 100-Mbps link and introduce the product to market. By verifying our designs before building, we walked into the lab confident our design would work the first time - and it did," said Idan Bar-Sade, Vice President of Engineering, BridgeWave Communications. "Simulink and Model-Based Design enabled us to begin selling the FE60 in three months as opposed to eight."

Simulink block diagrams provided an executable specification that improved communication among BridgeWave engineers throughout the workflow. Engineers also found it easier to visually share designs with members of the engineering group who were not familiar with Simulink.

In addition, Simulink models provided engineers with a more efficient way to verify designs. By using Simulink and the specialized block libraries in the Communications Blockset, the Signal Processing Blockset, and the RF Toolbox and RF Blockset, BridgeWave engineers avoided manual debugging and designed the system faster. Contact:

Go to the The MathWorks, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

Read more about
The MathWorks, Inc.
on SOCcentral.com


Keywords: The MathWorks, BridgeWave Communications, MATLAB, Simulink, Model-Based Design, wireless, Ethernet, EDA tools,
199/17359 12/19/2005 2458 295
Designer's Mall
0.625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.78125