Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, February 09, 2010
Design Automation Conference  
Sponsor: Association for Computing Machinary
Location: Anaheim, CA  USA
 Printer friendly
 E-Mail Item URL

The Design Automation Conference (DAC), June 8-13, 2008, is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

In preparation for the 2008 edition of DAC, you might want to review the papers from the past three years. They're only a click away at DAC 2004 Papers, DAC 2005 Papers, and DAC 2006 Papers.

Technical Program
Dennis Bennett
Publications Supervisor
MP Associates, Inc.
5405 Spine Road, Suite 102
Boulder, CO 80301
(303) 530-4562
Registration
Nannette Jordan
Registration Manager
MP Associates, Inc.
5405 Spine Road, Suite 102
Boulder, CO 80301
(303) 530-4562



Go directly to sponsor site for complete conference details.

 Please click here to let us know if the above link is broken!

Keywords: Design Automation Conference (DAC), EDA, IP, FPGAs, ASICs
351/45 6/8/2008 4568 1015
Designer's Mall



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Odd Parity

Fun Under the T.A.R.P.


Mike Donlin
The Write Solution

Odd Parity Archive


SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog


Special Topics/Feature Articles
New 3D Integrated Circuits New
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
On-Chip Interconnect
Low-Power Design
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
New Timing Analysis & Closure New
Transaction Level Modeling (TLM)
Verilog
VHDL


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2009  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308 Skype: john_miklosz
1  Execution time: less than 1 second(s)